参数 | CPLD MAX® Family 1.25K Gates 64 Macro Cells 0.8um Technology 5V 44-Pin Windowed CLLCC |
手册 | CY7C343-35HI(CYPRESS) 数据表 |
批次 | 1236+ |
单价 | ¥5359.4800(含税) |
梯价 |
|
数量 | -+ 库存60件 |
递增 | 起订1 递增倍数1 |
信息更新于:2022-02-22 01:07
欧盟限制某些有害物质的使用 | Not Compliant |
Part Status | Obsolete |
Family Name | MAX® |
Program Memory Type | EPROM |
Number of Logic Blocks/Elements | 4 |
Number of Macro Cells | 64 |
Process Technology | 0.8um |
Device System Gates | 1250 |
Data Gate | No |
Maximum Number of User I/Os | 28 |
Number of Flip Flops | 64 |
In-System Programmability | No |
Number of Inter Dielectric Layers | 2 |
Programmability | Yes |
Reprogrammability Support | No |
Maximum Internal Frequency (MHz) | 40 |
Maximum Clock to Output Delay (ns) | 20 |
Maximum Propagation Delay Time (ns) | 35 |
Speed Grade | 35 |
Individual Output Enable Control | No |
Minimum Operating Supply Voltage (V) | 4.5 |
Maximum Operating Supply Voltage (V) | 5.5 |
Typical Operating Supply Voltage (V) | 5 |
Minimum Operating Temperature (°C) | -40 |
Maximum Operating Temperature (°C) | 85 |
Supplier Temperature Grade | Industrial |
Tradename | MAX |
Standard Package Name | LLCC |
Pin Count | 44 |
Supplier Package | Windowed CLLCC |
Mounting | Surface Mount |
Package Length | 16.71(Max) |
Package Width | 16.71(Max) |
PCB changed | 44 |
Lead Shape | No Lead |